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[571 ABSTRACT 
A single chip application specific integrated circuit (ASIC) 
which provides a flexible, modular interface between a 
subsystem and a standard system bus. The ASIC includes a 
microcontrollerimicroprocessor, a serial interface for con- 
nection to the bus, and a variety of communications interface 
devices available for coupling to the subsystem. A three-bus 
architecture, utilizing arbitration, provides connectivity 
within the ASIC and between the ASIC and the subsystem. 
The communication interface devices include UART 
(serial), parallel, analog, and external device interface uti- 
lizing bus connections paired with device select signals. A 
low power (sleep) mode is provided as is a processor disable 
option. 
17 Claims, 15 Drawing Sheets 
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Legend for TYPE and ACTIVE fields: 
CO = CMOSoutput CTB = CMOS three-state bidirect 
CI = CMOSinput CTO = CMOS three-state output 
CUI = CMOS input (pull-up) OSC = Oscillator input 
CDI = CMOS input (pull-down) AH = ActiveHigh 
CB = CMOS bidirect AL = ActiveLow 
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INTELLIGENT SUBSYSTEM INTERFACE 
FOR MODULAR HARDWARE SYSTEM 
GOVERNMENT RIGHTS 
This invention was made with Government support under 
contract number NAS5-32600 SUB: 9335-031 awarded by 
NASA. The Government has certain rights in the invention. 
FIELD OF THE INVENTION 
This invention relates, in general, to integrated circuits. 
More particularly, the invention relates to an application 
specific integrated circuit (ASIC) configured to provide a 
range of functions in a convenient building block package. 
BACKGROUND OF THE INVENTION 
When a spacecraft, such as a communications satellite, is 
built it has both processing and non-processing aspects. The 
non-processing aspects include the structural, power, and 
thermal subsystems. The processing aspect includes all of 
the subsystems that process or generate data or control parts 
of the spacecraft. Typically, each subsystem will address a 
specific functional area, such as guidance, communications, 
and data handling. This decomposition allows each sub- 
system to be developed with relative independence and to 
operate independently. A common hardware architecture for 
such a system will use a system data communication bus, 
which interconnects all of the subsystems. 
More so than other hardware system, spacecraft design is 
driven by several factors other than the operational func- 
tionality of the system. These factors include size, weight, 
power use, and heat generation in addition to the ability to 
resist environmental conditions such as radiation, vibration, 
and temperature. Size, weight, power and heat consider- 
ations typically drive the design to minimize the number of 
components in any system or subsystem. 
In a traditional development, each of the subsystems will 
design and implement its own interface, or connection, to 
the system bus. This interface will be unique to each 
subsystem, implementing the exact set of capabilities 
needed by that subsystem. The interface will differ from 
subsystem to subsystem within the same system. It will also 
vary between different implementations of the same sub- 
system across different systems. This variation in design is 
driven both by the needs of the subsystem and the need to 
minimize the size, weight, etc. by minimizing the number of 
components. 
Common, reusable designs have not been developed since 
each subsystem will need a different set of capabilities, such 
as serial communication, parallel communication, etc. A 
universal solution which meets all possible needs would 
include extraneous components, unused by the subsystem, 
which contribute to the parts count and negatively impact 
the design factors. 
Often, the system bus interface will be implemented as a 
printed circuit board (PCB) using standard components that 
are qualified for the environmental conditions. This would 
require approximately 20 LSI and MSI integrated circuits, 
plus discrete components, and would occupy up to 160 
square inches of printed circuit board area. 
While the technology is available to implement the inter- 
face as a single integrated circuit, such as an application 
specific integrated circuit (ASIC), this is not usually eco- 
nomically viable. The very small number of each version is 
insufficient to offset the fixed startup costs required to begin 
production. 
2 
The PCB approach incurs several costs relative to the 
ASIC solution. It is larger; weighs more; has a higher parts 
count; and consumes more power. Further, because each is 
a new design and implementation, time and costs to design, 
5 fabricate, and test must be paid for each new interface. 
Attempts have been made to develop ASICs that are 
applicable to range of common subsystems. Chip sets are 
available which implement the common data protocols, such 
as MIL-STD-1553. However, such ASICs usually do not 
include a processor for a variety of reasons. These include: 
inability to achieve the required component density in a 
radiation hardened configuration; software debug 
techniques, such as in-circuit emulation, could not be used 
with ASIC embedded processors; and the cost of developing 
a new processor design for use in an ASIC was prohibitive. 
There is a need for an ASIC implementation of an 
interface to a system bus that is sufficiently flexible that it 
can be used in a variety of subsystem applications. With 
enough re-use, sufficient quantity can be produced to bring 
the price per part down to a viable level. Ideally, such an 
20 ASIC would replace the PCB currently used with a single 
chip, resulting in significant size, weight, power use, and 
heat generation savings. Additional benefits could be real- 
ized reducing design time and increasing reliability. These 
would result from not having to re-design and re-test the 
SUMMARY OF THE INVENTION 
The present invention discloses a single-chip ASIC which 
serves as a standard interface between a subsystem and a 
system bus. The ASIC includes a microprocessor; a serial 
interface circuit; a circuit for providing a clock signal to the 
microprocessor; a low power (sleep mode) logic circuit 
which functions by blocking the transmission of the clock 
signal from the clock circuit to the microprocessor; a sleep 
mode activation circuit which allows the microprocessor to 
35 activate the low power mode; and a sleep mode termination 
circuit which allows the serial interface to terminate the low 
power mode. 
In a further embodiment of the invention, it includes an 
operand bus connected to the microprocessor and a variety 
40 of plural communication devices, connected to the operand 
bus, and having interface terminals external to the ASIC. 
These communication devices may support any of a variety 
of communication protocols including serial, parallel, and 
analog. 
In a still further embodiment of the invention, shared 
memory is used which is accessible to both the micropro- 
cessor and the serial system bus interface. Arbitration is used 
to limit access to the shared memory to one at a time. 
In a still further embodiment of the invention, the ability 
50 to disable the internal microprocessor is provided along with 
the ability to connect the ASIC to an external processor 
which can access the remaining devices on the ASIC. The 
external device may be another copy of the ASIC or an 
independent device. 
The disclosed invention provides a single integrated cir- 
cuit (IC) chip which provides the same functionality usually 
implemented on a printed circuit board. The IC implemen- 
tation saves weight, size, power and generates less heat. By 
providing a variety of interface options to the subsystem, 
6o more than any one subsystem might need, the invention is 
usable with a wider range of subsystems. This allows the 
production volume to be increased, making production 
economically viable. 
BRIEF DESCRIPTION OF THE DRAWINGS 
10 . 
2s interface for each implementation. 
30 . 
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FIG. 1 is a block diagram of a typical spacecraft system 
showing the major subsystems. 
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FIG. 2 is a block diagram of the spacecraft system 
showing multiple instances of the invention used as a 
standardized interface between multiple subsystems and the 
system bus. 
FIG. 3 is a block diagram illustrating the use of a single 
instance of the invention as the interface to one subsystem 
of a system. 
FIG. 4 is a block diagram of the architecture of the 
invention showing the major components. 
FIG. 5 is a more detailed block diagram of the invention 
providing additional detail for the connections. 
FIG. 6 is a block diagram of the arbitration circuit. 
FIG. 7 shows the invention as it would typically be used, 
connected to the necessary external devices. 
FIG. 8 is a table of external pin interfaces including the 
pin number, name, and signal description for the invention 
configured as a 304 pin flatpack. 
DETAILED DESCRIPTION OF THE 
INVENTION 
While the primary market for the disclosed invention is 
the spacecraft industry, it is equally applicable to any 
hardware system in which a modular subsystem approach is 
desirable. The following description will focus on the inven- 
tion’s use within a spacecraft system. Analogous uses in 
non-spacecraft systems will be obvious to those skilled in 
the art. 
The following is a brief glossary of terms used herein. The 
supplied definitions are applicable throughout this specifi- 
cation and the claims unless the term is clearly used in 
another manner. 
C&DH-Command and Data Handling subsystem. 
GNC-Guidance, Navigation and Control subsystem. 
ESN-Essential Services Node. An acronym for the 
present invention as it is used within a spacecraft system. 
UART-Universal Asynchronous Receivernransmitter 
UTMC-United Technologies Microelectronics Center, 
RISC-reduced instruction set computer 
Memory Mapped 110-a well known technique in the art 
of utilizing logical memory addresses to access I10 devices 
connected to the bus. A read or write (as appropriate) to that 
logical address will result in data being transferred from or 
to the device. 
MIL-STD-Military Standard. Equipment specifications, 
such as those propagated by the Department of Defense. 
MIL-STD-1553, MIL-STD-1773-specifications for a 
serial communications interface. Both use the same 
protocol, but they differ in their medium. 1553 uses twisted, 
shielded copper pair or co-axial cable while 1773 uses fiber 
optic. Acommunications interface that supports the protocol 
can work with either type of bus by substituting the appro- 
priate transceiver. Herein, where 1553 is used it is generally 
understood to include either 1553, 1773, or both. 
Bus Controller, Remote Terminal-terms specific to the 
MIL-STD-155311773 serial bus. The Bus Controller 
controls, or directs, all communications on the bus. A 
Remote Terminal sends and receives data only when com- 
manded by the Bus Controller. 
The various drawing figures disclose the present invention 
in detail showing the preferred embodiment. The following 
discussion is with reference to these figures. 
FIG. 1 presents a block diagram of a typical spacecraft 
system, 100. Note that any or all of the subsystems may be 
Inc. 
4 
redundant, having two or more versions as necessary to meet 
the reliability needs of the system. The Guidance, 
Navigation, and Control (GNC) subsystem, 102, provides 
attitude control and movement functionality. The Commu- 
5 nications subsystem, 104, handles the up-load and download 
of data between the spacecraft and its ground systems. The 
Command and Data Handling (C&DH) subsystem, 106, 
handles the processing of commands, and transfer and 
storage of data within the spacecraft. The Power subsystem, 
108, provides power to the other subsystems and is com- 
manded by the C&DH subsystem. The Thermal subsystem, 
110, provides heating, cooling, and thermal shielding as 
necessary. Some components, such as heaters, may be 
controlled by the C&DH subsystem. The Structures and 
15 Mechanisms subsystem, 112, contains the physical structure 
and mechanical components. 
FIG. 2 provides a slightly more detailed view of the 
spacecraft system. A common system architecture will use a 
system bus, 120, to provide communications between the 
2o subsystems. Often, the C&DH subsystem, 122, is estab- 
lished as the bus controller or bus master. It maintains 
control over all communications that take place on the 
system bus. Each of the other subsystems, 124, are passive 
participants on the systems bus, transferring data only when 
25 told to do so by the bus controller. In MIL-STD-1553 
terminology, they are “remote terminals.” Each of the 
subsystems, C&DH included, uses a transceiver, 126, to 
provide an electrical (or optical) coupling to the system bus. 
Connected to the transceiver will be the component that 
3o provides the logical, or protocol, interface to the bus. In the 
C&DH subsystem, this is the bus controller, 128. For the 
other subsystems, this functionality is provided by the 
present invention, known as the Essential Services Node 
(ESN), 130. Every subsystem using an ESN thereby has a 
35 common, standard interface to the system bus. Optionally, 
the ESN can also be used to provide the bus controller 
functionality in the C&DH subsystem. 
In addition, the ESN may be used to interface specific 
instrumentation or control packages to the system bus. A 
40 data collection instrument may be used to gather data about 
the spacecraft or one of the specific subsystems. A device 
controller may be used to actively control a mechanical or 
electrical component, such as an antenna. 
FIG. 3 provides a more detailed view of the present 
45 invention, the ESN, as it would be used within a typical 
subsystem. In this embodiment, an ESN, configured as a bus 
controller, 128, is used in the C&DH subsystem, 122 and an 
ESN, configured as a remote terminal, 130, is used in the 
client subsystem, 124. The bus controller and remote termi- 
50 nal communicate via the transceivers, 126, and the system 
bus, 120. The ESN in the client subsystem provides an 
interface to the system bus. On one side, it fills the role of 
remote terminal to the 1553 bus and on the other it provides 
a “toolbox” of interface options, 132, for communicating 
5s with the client subsystem. The communication interface 
options include: UART, serial, parallel, external device 
connections to one or more data buses in the ESN, device 
enable signals, and interrupt signals. One or more of the 
interfaces may be used by the client subsystem depending on 
60 the needs of that subsystem. The ESN handles the packaging 
and transmission of the data over the system bus. 
FIG. 4 provides a block diagram of the internal architec- 
ture of the present invention. The most important compo- 
nents of the ASIC, from a functional perspective, are the 
65 microprocessor controller, 150; the MIL-STD-155311773 
interface, 152; the buses, 154, 156, and 158; and the com- 
munications interfaces, 162, 168,172, and 174. In addition, 
6,122,747 
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the ASIC includes various support devices. Each of these For increased flexibility, the ESN ASIC utilizes three 
components is discussed in more detail below. RAM and independent 16-bit data buses. The instruction bus (I-bus), 
ROM are provided external to the ASIC to allow for more 154, is accessible only by the microprocessor and provides 
flexible configuration. Four sets of memory are required: a dedicated connection to program RAM and boot ROM. 
program ROM; program RAM; data RAM; and shared 5 This allows fast, no contention instruction loading by the 
RAM. processor. 
FIG. 5 provides a more detailed view of the same internal The operand bus (M-bus), 156, provides the processor 
architecture as shown in FIG. 4 with increased detail shown with connections to data RAM, to the I/O devices on the 
for the buses and external interfaces. Note that the details of ASIC, and, through the arbitration logic, to the shared bus 
the arbitration logic are not shown in FIG. 5 but appear and shared memory. The connection between the processor 
instead in FIG. 6. The following discussion is with reference and the operand bus utilizes tri-state buffering to allow the 
to either FIG. 4 or FIG. 5 as necessary for the appropriate processor to be isolated from the operand bus. This capa- 
detail. bility provides the ability to disable the internal processor 
The inclusion of a microprocessor, 150, within the ASIC and control the operand bus with an external device. This is 
provides data processing capability as a part of the interface, discussed in more detail below. An external device enable 
Data received from the system bus is transferred from shared to a range Of addresses On the Operand bus 
memory, where it was stored by the 155311773 interface, to provides an external device interface capability that is 
the I/O devices. Data from the I/O devices, to be transmitted discussed further 
over the system bus, is placed in shared memory accessible The shared bus (SH-bus), 158, Provides a connection 
to the 155311773 interface. In addition, the data can be 2o between shared memory and both the Processor and the 
operated upon before it is transferred in either direction, 1553 interface. Arbitration logic handles contention between 
Such operations might include conversion from one unit of the processor and the 1553 interface for use of the shared 
measurement to another; reformatting or packaging of data; bus. As discussed above, the shared bus can also be used by 
or calculation of dependent values. This capability provides the 1553 interface to Provide Processor independent 110 to 
increased flexibility over a traditional design and allows 25 an external device. 
customization of the interface for each application. The choice of three independent buses provides signifi- 
the preferred embodiment, the microprocessor is a 16 cant flexibility for the ESN ASIC. The selection of memory 
bit UTMC ~ ~ 6 9 ~ 0 0 0  RISC micro-contro~~er, This proces- mapped I/O for device access increases this flexibility. Up to 
is a Haward architecture machine with 1 MW of three concurrent data transfers can occur simultaneously, 
instruction space and two 64 KW data pages. One of the data 3o one on each of the buses. The 1553 interface can autono- 
pages is used for data storage and the other is used to access mously transfer data in and out of the ASIC Over the system 
I/O devices. The processor operates at two clock cycles per bus without impacting the Processor’s Performance. The use 
instruction resulting in 8 MIPS performance at 16 MHz. As of memory mapped 110 implies that the full 110 capability of 
a static machine, the system clock can be stopped to reduce the ASIC is available to an external device, when the ASIC 
the power requirements, The processor has 15 levels of 35 is used in slave mode, with no additional connections 
interrupts, two 16-bit timers, two discrete inputs, eight beyond those required to couple to the operand bus. 
discrete outputs, DMA support and a built-in 9600-baud Access to the shared bus by both the internal processor 
UART. and the 1553 interface requires a method to resolve conten- 
ne ~ 1 ~ - ~ ~ ~ - 1 5 5 3 / 1 7 7 3  serial interface, 152, provides a tion between the devices. In the preferred embodiment, this 
connection to the system bus, most applications, the ESN 4o is handled by an arbitration circuit, 180, as detailed in FIG. 
1553 interface will be used as a remote terminal, with the 6 The arbitration circuit, 190, is coupled to the processor, 
C&DH subsystem acting as bus controller. However, the 150, 1553 interface, 152, operand bus, 156, and shared bus, 
1553 interface also has the capability to support the bus 158. Buffer, 192, couples the operand bus to the shared bus 
controller and monitor modes of operation for increased when enabled by the arbitration logic. The arbitration logic 
flexibility, This increases the range of applications for which 45 can be viewed as a state machine with two states: processor 
the ESN is suitable, normal operation, the 1553 interface access; and 1553 access. Transitions between the states are 
transfers data between the system bus and shared memory triggered by combinations of signals from the Processor and 
that is also accessible by the microprocessor, Transfers to 1553 interface. The details of the arbitration logic are not 
and from shared memory by the 1553 interface are inde- necessary to an understanding of the present invention. The 
pendent of, and can proceed in with, microprocessor conditions for transition between states can be summarized 
transfers over the instruction and operand buses. in the following rules: 
The 1553 interface also has the capability of performing 1) The 1553 interface has Priority Over the Processor. 
processor independent 110 with a device external to the Simultaneous requests will be resolved in favor of the 1553 
ASIC. A range of addresses in the 1553 interface’s address interface. 
space is designated for processor independent I D .  Awrite to 5s 2) If the processor is active on the shared bus, and the 
any of these addresses will also generate an enable signal on 1553 interface requests access, the processor must complete 
an output pin of the ASIC. This signal can be used to enable its memory cycle before relinquishing control to the 1553 
the external device which can then access the address and interface. After the current cycle, the 1553 interface is given 
data values of the write request from the shared bus. This control. 
activity occurs without intervention by the processor and can 60 3) If the 1553 interface is active on the shared bus, the 
be performed while the processor is in sleep mode or processor is held off until the 1553 interface relinquishes 
disabled because the ASIC is being used in slave mode. control. 
In the preferred embodiment, the 1553 interface is imple- 4) While the 1553 interface is accessing the shared bus, 
mented using UTMC’s BCRTM design. Operating at up to the processor is inhibited from accessing that portion of the 
12 MHz, this interface can be configured as a bus controller, 65 operand bus’s address space which is mapped to the shared 
remote terminal, or bus monitor and has a 64 KW address memory. Access to the remainder of the operand bus’s 
space. address spaced in not effected. 
6,122,747 
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5) The arbitration logic never affects the processor’s consists of a control register and two data registers. The 
operand bus control signals. control register is used to control power to the A/D converter 
6) The arbitration logic does not prohibit additional arbi- and to select which analog channel is to be read. One of the 
tration logic for a dual rate 1773 or a second 155311773 data registers provides 12-bit data while the other provides 
interface connected externally to the bus. 5 8-bit data. An output to either data register initiates an A/D 
Referring again to FIGS, 4 and 5, it can be Seen that a conversion of the appropriate size storing the results in the 
variety of communication interfaces is provided by the appropriate register. An input from that register then reads 
present invention. The communication interfaces are acces- the Converted data. 
sible by the processor via the operand bus. These interfaces While the clock signal for the ESN ASIC is provided 
provide a “toolbox” of functionality from which a designer externally, there are several timing related functions sup- 
can select the needed capabilities. Instead of building a plied by the ASIC. The sub-second timer (SST), 166, is a 
custom interface for each circuit board, the board designer 24-bit incrementing counter that is driven by an external 
can use one or more of the interfaces on the ESN ASIC. This clock signal, SST-CLK. The frequency of this signal can be 
reduces development time and cost. The variety of interfaces anything up to the processor’s system clock. Starting at zero 
Provided is intended to meet the needs of most COmmOn 15 immediately after a system reset, the SST counts up to 
subsystems. 2**24, then rolls over and starts again. There are three 
In the preferred embodiment, serial communications is latched values and one comparison value associated with the 
Provided via two types of interfaces: UART and serial-to- SST. SST#1 is an internally latched value that latches the 
Parallel Parallel-to-serial (PIS) Converter set. There SST value when the processor inputs this register’s lower 16 
are two UART devices, 172, conforming to the 8251A 2o bits. The upper 8 bits are then available to be read later. 
industry standard operating in asYnchronous mode. These SST#2 may be latched by either an active high signal on the 
devices provide 8-bit serial IIO. ASIC’s SST-LATCH input pin or by a write to shared by 
The s/P, PIS converter pair, 168, provides serial 110 of 16 location S:OOOO by either the processor or the 1553 interface. 
bit data words. The SIP converter interface clocks a serial The second method allows the SST to be used to synchro- 
data stream into a 16-bit shift register that is readable by the 25 nize and maintain system time. With the 1553 interface 
processor from the operand bus’s 110 page. The PIS con- configured as an RT, the bus controller can write the current 
verter clocks out a serial bit stream from a 16 bit register that system time to the ESN’s RT address S:OOOO. The system 
is loaded by the processor via the operand bus’s 110 page. time is stored at that address and the current SST value is 
Two sequential words are used to access the SIP & PIS latched into SST#2 allowing the values to be compared. The 
converters. The first word is the data register for the devices. 3o third latch, SST#3 is latched only by a high pulse on the 
Performing an output operation to this address loads the PIS ASIC’s SST3LLATCH pin. The comparison value SST#4 
data register. An input operation from this address reads the can be set by the processor. When the SST count equals the 
S/P data register. Both the input and output registers are value stored in SST#4, an active low pulse in generated on 
double buffered with shift registers used to clock data in and the SST-EQU-N ASIC pin. 
out in a serial bit stream. The second word is the status/ 35 There are also two counter/interval timer devices which 
control register for the devices. The bits of this register are based on the 8254 industry standard. Each is program- 
control and/or report the status of the devices depending on mable by the processor through memory mapped ports on 
their mode. Two operational modes are supported: master the operand bus. Timer #1,176, generates external clock and 
and slave. In the master mode, the ESN controls the data control signals and has all nine I/O pins available as ASIC 
flow on the serial connection by generating the bit clocks 40 interface pins. Timer #2 (not shown) is used to generate 
and data enable internally and outputting them to the exter- internal clock signals for other devices on the ESNASIC. Its 
nal device. In slave mode, the bit clocks and data enables for three clock-in signals are tied to an internal signal that mns 
the serial connection are generated externally by the external at %th the rate of the system clock. Its three gate signals are 
device. tied high to enable them. The first clock-out signal is used as 
Parallel communications are provided by the 8255 paral- 45 the SIP bit clock, the second clock-out signal is used as the 
le1 port interface, 174. This device conforms to the 8255 PIS bit clock, and the third clock-out signal is used for the 
industry standard and provides three 8-bit ports. Each port is internal UARTs. 
independently software programmable, by way of the oper- The ESN ASIC features a watch dog timer (WDT), 164, 
and bus, for input, output, or bi-directional communication, which is used to reset the ASIC in case of error. The WDT 
either with or without handshaking. 50 is a 24-bit up-counter clocked by the CPU’s system clock. 
The External Device Interface (EDI), 162, provides a When the WDT rolls over, the WDT control register is 
standard interface for external peripherals. This interface checked to verify that the “I’m OK” bit has been set by the 
generates four active low select lines and two readiwrite software. If set, the bit is cleared, and the WDT continues 
lines that may be used to select external devices and control counting. If the “I’m OK” bit is clear, an error is presumed, 
data flow between the processor and the external device. The 5s and a WDT reset signal is generated. This signal resets all 
external device would be connected to the operand bus and devices on the ASIC except the processor. The signal is also 
could optionally use the four least significant bits of the available on an external pin and can be coupled to external 
operand address, when selected, to address locations within logic that can then, optionally, reset the processor. At the 
the device. Four sequential ranges of 16 addresses on the user’s option, the WDT can be disabled by grounding the 
operand bus’s IIO page are used to generate the select 60 WDT-DIS-N pin. The WDT also generates a number of 
signals. Each of the four select signals is associated with one lower frequency clocks for use by other devices. One of 
of the four 16 word address ranges. A load or store instruc- these clocks, at %6th the frequency of the system clock, is 
tion to any address in the range will cause the corresponding made available externally. For applications that need addi- 
select signal to be generated. In addition, a read enable or tional clocks, this clock removes the requirement of a second 
write enable signal will be generated as appropriate. 
An analog control interface, 184, provides an interface to The configurationIstatus port, 160, can be used to monitor 
an external analog to digital (AID) converter. The interface and control the ESN’s UART’s, memory configurations, and 
65 oscillator. 
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device reset configurations. It provides status information on MHZ). In the minimum configuration, a clock chip with a 
both UARTs (transmit ready, receive ready), the watch dog 50% duty cycle is connected to the processor’s system clock 
timer, sleep mode disable, and the reset state of the 1553 and the BCRTM’s clock. The processor’s output clock 
interface and the other devices. Certain bits can be written (OSCOUT) is then connected to the processor’s UART 
to select the size of the four external memory areas (8 k Or s clock. The ESN requires one voltage and one ground: +5V 
32 k) and to reset the 1553 interface and other devices. power and ground. The recommended supply voltage is 
resource. The sleep logic, 170, addresses this issue by While the preferred form of the invention has been 
In spacecraft applications, power is often a limited +~v+o ,~v ,  
providing the 
by the 
executing. 
to put the processor to It does this disclosed above, alternative methods of practicing the inven- 
it from 10 tion are readily apparent to the skilled practitioner, The 
above description of the preferred embodiment is intended 
to the processor, 
mode is activated by the processor 
writing a specific data pattern to a specific address on the 
instruction bus. In sleep mode, the processor draws less 
power while the other devices on the ASIC remain active 
and still draw power. The processor can be awakened either 15 
by an active low signal on the external WAKI-UP-N pin 
or by asserting any of the processors interrupt or exception 
pins. The anticipated method of awakening the processor is 
to couple one, or more, of the 1553 interfaces service request 
signals, such as STDINTP-N or HPINT-N to one, or more, 2o 
of the processor’s interrupt lines. With the 1553 interface in 
RT mode, the bus controller, typically in the C&DH 
subsystem, can command the 1553 RT to generate an 
interrupt and awaken the processor when needed. Since the 
other devices remain active, limited I10 processing can 25 
occur without waking the processor. A specific example is 
that the 1553 interface can receive and transfer data via the 
processor independent I10 functionality while the processor 
remains in sleep mode. BY also CouPling the service request 
signals of select other input devices to the interrupt pins of 30 
the processor, the processor may normally remain in sleep 
mode, awakening only to process requests from the I10 
devices. 
As discussed above, the Processor, 150, has a buffered 
connection to the operand bus, 156, allowing it to be isolated 35 
and the bus connected to an external device. This capability 
is intended primarily to allow daisy chaining of two or more 
ESN ASICs to expand the I10 capability, but could be used 
to couple the ESN to a different external device. The ESN 
has two operational modes, in addition to test modes, 40 
controlled by two external MODE pins. In mode 00, the 
processor is enabled and the ESN operates as described 
above. In mode 01, the processor is disabled and isolated 
from the operand bus. All other devices operate as previ- 
ously described. All operand bus control lines are changed 45 
from output signals from the ASIC to input signals. This 
permits an external device to have complete control of the 
bus. When the external device is another ESN with the 
processor enabled, the effect is an ESN with twice the 
normal number of devices and either a connection to a 
second system bus or a redundant connection to the same 
bus. This expansion is achieved with an interface already 
cost. The use of memory mapped I10 and device enable 
signals tied to specified address ranges, as discussed above, 5s 
contributes to the simplicity of this daisy chaining. 
FIG. 7 illustrates the minimum hardware configuration in 
which the ESN ASIC is usable, This configuration is 
prised of the ESN, 220, a clock chip, 222, a Mil-STD-15531 
1773 interface chipiconnector, 224, and four sets of 60 
memory: program (boot) ROM, 226, program RAM, 228, 
data RAM, 230, and shared RAM, 232. In addition, an 
analog to digital converter and current source, 234, will be 
required if analog capability is needed. In the preferred 
embodiment, the ESN requires three clocks: the processor 65 
system clock (OSCIN); the processor’s UART clock 
(TIMCLK) and the BCRTM’s system clock (CLK-12 
to be illustrative only and not to limit the scope of the 
invention, 
we claim: 
1, A single chip integrated circuit computing system 
(a) a microprocessor; 
(b) an ‘perand bus coup1ed to said micro~rocessor~ 
(c) a serial interface circuit, in communication with said 
microprocessor; 
(d) an instruction bus, coupled to said microprocessor, 
which operates independently of said operand bus, 
whereby said microprocessor can simultaneously 
access instructions and operands; 
(e) a clock circuit for providing a clock signal to said 
microprocessor; 
( f )  a shared bus; 
(g) means for coupling said shared bus to said operand bus 
and to said serial interface; said for coupling 
comprising an arbitration circuit which provides access 
to said shared bus by only one of said operand bus and 
said serial interface at a time; 
(h) a low power logic circuit coupled to said micropro- 
cessor and coupled to said clock circuit which functions 
by blocking the transmission of said clock signal to said 
microprocessor; 
(i) a sleep mode activation circuit coupled to said micro- 
processor and to said low power logic circuit whereby 
said microprocessor can activate the low power mode; 
and 
(j) a sleep mode termination circuit coupled to said serial 
interface and to said low power logic circuit whereby 
said serial interface can terminate the low power mode; 
and 
(k) plural communication devices, coupled to said oper- 
and bus, each of said communication devices coupled 
to plural external interface terminals; 
wherein said communication between said microproces- 
sor and said serial interface comprises communication 
over said operand bus. 
comprising: 
known to the developer, reducing the learning curve and 2. A sing1e chip integrated circuit system 
comprising: 
a micro~rocessor~ 
(b) a clock circuit for providing a clock signal to said 
microprocessor; 
(c) a serial interface circuit, in communication with said 
microprocessor; 
(d) a low power logic circuit coupled to said micropro- 
cessor and coupled to said clock circuit which functions 
by blocking the transmission of said clock signal to said 
microprocessor; 
(e) a sleep mode activation circuit coupled to said micro- 
processor and to said low power logic circuit whereby 
said microprocessor can activate the low power mode; 
and 
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( f )  a sleep mode termination circuit coupled to said serial 
interface and to said low power logic circuit whereby 
said serial interface can terminate the low power mode; 
(g) a shared bus; and 
(h) means for coupling said shared bus to said micropro- 
cessor and to said serial interface; said means for 
coupling comprising an arbitration circuit which pro- 
vides access to said shared bus by only one of said 
microprocessor and said serial interface at a time. 
3. A single chip integrated circuit computing system 
(a) a microprocessor; 
(b) a clock circuit for providing a clock signal to said 
microprocessor; 
(c) a serial interface circuit, in communication with said 
microprocessor; 
(d) a low power logic circuit coupled to said micropro- 
cessor and coupled to said clock circuit which functions 
by blocking the transmission of said clock signal to said 
microprocessor; 
(e) a sleep mode activation circuit coupled to said micro- 
processor and to said low power logic circuit whereby 
said microprocessor can activate the low power mode; 
and 
( f )  a sleep mode termination circuit coupled to said serial 
interface and to said low power logic circuit whereby 
said serial interface can terminate the low power mode; 
(g) an operand bus coupled to said microprocessor; 
(h) plural communication devices, coupled to said oper- 
and bus, each of said communication devices coupled 
to plural external interface terminals; 
comprising: 
(i) a shared bus; and 
(j) means for coupling said shared bus to said micropro- 
cessor and to said serial interface, said means for 
coupling utilizing said operand bus as the connection to 
said microprocessor; 
said means for coupling comprising an arbitration circuit 
which provides access to said shared bus by only one 
of said operand bus and said serial interface at a time. 
4. A computing system comprising: 
(a) a single chip integrated circuit comprising: 
(i) a microprocessor; 
(ii) a clock circuit for providing a clock signal to said 
microprocessor; 
(iii) a communications interface circuit, in communi- 
cation with said microprocessor; 
(iv) a low power logic circuit coupled to said micro- 
processor and coupled to said clock circuit which 
functions by blocking the transmission of said clock 
signal to said microprocessor; 
(v) a sleep mode activation circuit coupled to said 
microprocessor and to said low power logic circuit 
whereby said microprocessor can activate the low 
power mode; 
(vi) a sleep mode termination circuit coupled to said 
communications interface and to said low power 
logic circuit whereby said communications interface 
can terminate the low power mode; 
(vii) an operand bus coupled to said microprocessor 
and to said communications interface circuit; 
(viii) plural communication devices, coupled to said 
operand bus, each of said communication devices 
coupled to plural external interface terminals; and 
(ix) bus connection means having plural external interface 
terminals for coupling said operand bus to a device 
12 
external to the integrated circuit whereby the external 
device can access said plural communication devices 
independently of said microprocessor. 
5 .  The integrated circuit of claim 4 wherein said commu- 
s nications interface circuit utilizes a serial protocol. 
6. The integrated circuit of claim 5 further comprising 
means for selectively preventing said microprocessor from 
accessing said operand bus. 
7. The integrated circuit of claim 6 further comprising a 
i o  shared bus and means for coupling said shared bus to said 
microprocessor and to said serial interface. 
8. The integrated circuit of claim 7 wherein said means for 
coupling comprises an arbitration circuit which provides 
simultaneous access to said shared bus by only one of said 
9. The integrated circuit of claim 5 wherein said external 
device is a second instance of the claimed integrated circuit. 
10. The integrated circuit of claim 5 further comprising an 
external device command interface comprising at least one 
20 external terminal coupled to said serial interface for trans- 
mission of a select signal whereby said serial interface can 
activate an external device independently of said micropro- 
cessor. 
11. A single chip integrated circuit computing system 
zs comprising: 
(a) a microprocessor; 
(b) a clock circuit for providing a clock signal to said 
microprocessor; 
(c) a MIL-STD-1553 compliant serial interface circuit; 
(d) a low power logic circuit coupled to said micropro- 
cessor and coupled to said clock circuit which functions 
by blocking the transmission of said clock signal to said 
microprocessor; 
(e) a sleep mode activation circuit coupled to said micro- 
processor and to said low power logic circuit whereby 
said microprocessor can activate the low power mode; 
( f )  a sleep mode termination circuit coupled to said serial 
interface and to said low power logic circuit whereby 
said serial interface can terminate the low power mode; 
(g) an operand bus coupled to said microprocessor and to 
said serial interface; 
(h) plural communication devices, coupled to said oper- 
and bus, each of said communication devices coupled 
to plural external interface terminals, at least one of 
said communication devices conforming to the 8251A 
UART industry standard; at least one of said commu- 
nication devices conforming to the 8255 parallel port 
industry standard; at least one of said communication 
devices functioning as a serial-to-parallel and parallel- 
to-serial converter; and at least one of said communi- 
cation devices providing an external device data inter- 
face comprising plural device select signals and plural 
data transfer control signals; 
(i) bus connection means having plural external interface 
terminals for coupling said operand bus to a device 
external to the integrated circuit whereby the external 
device can access said plural communication devices 
independently of said microprocessor; 
(j) means for selectively disabling said microprocessor 
thereby preventing it from accessing said operand bus; 
(k) an instruction bus, coupled to said microprocessor, 
which operates independently of said operand bus, 
65 whereby said microprocessor can simultaneously 
access instructions and operands; 
is operand bus and said serial interface. 
3o 
3s 
40 
4s 
so 
5s 
60 
(1) a shared bus; 
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(m) means for coupling said shared bus to said operand 
bus and to said serial interface comprising an arbitra- 
tion circuit which provides access to said shared bus by 
only one of said operand bus and said serial interface at 
a time. 
12. The integrated circuit of claim 11 further comprising 
plural external interface terminals numbered sequentially 
corresponding to their physical location in the integrated 
circuit chip and having the following correspondence 
between said terminal numbers and their logical functions: 
(a) pins 4-6, 9-21: Operand Bus Data; 
(b) pins 22-27, 30-39: Operand Bus Address; 
(c) pins 87-102: Instruction Bus Data; 
(d) pins 103, 106-123, 126: Instruction Bus Address; 
(e) pins 163-178: Shared Bus Data; 
( f )  pins 19&199, 202-207: Shared Bus Address; 
(g) pins 127, 129: 1553 Transmit Inhibit; 
(h) pins 128,130: 1773 Transmit; 
(i) pin 131: BURT Select; 
(j) pin 132: Lock 
(k) pins 134-137: Receive; 
(1) pins 138-142: Remote Terminal Address; 
(m) pin 143: RT Address Parity; 
(n) pin 144: subsystem fail; 
(0) pins 147-150: Transmit; 
(p) pin 154: BCRTM Fail; 
(9) pin 155: RT Command Strobe; 
(r) pin 156: High Priority Interrupt; 
(s) pin 161: Standard Interrupt Level; 
(t) pin 162: Standard Interrupt Pulse; and 
(u) pin 179: BCRTM Clock. 
13. A distributed computing system comprising: 
(a) one or more processing subsystems; 
(b) a means for communicating; 
(c) plural single-chip ASIC interface devices, at least one 
connected to each of said processing subsystems, each 
of said ASIC interface devices coupled to said means 
for communicating, each of said ASIC interface 
devices comprising: 
14 
(i) a microprocessor; 
(ii) a clock circuit for providing a clock signal to said 
microprocessor; 
(iii) an interface circuit compatible with said means for 
communicating, coupled to said microprocessor; 
(iv) an operand bus coupled to said microprocessor; 
(v) plural communication devices, coupled to said 
operand bus, each of said communication devices 
coupled to plural external interface terminals. 
14. The distributed computing system of claim 13 further 
comprising one or more task specific subsystems, coupled to 
said means for communicating by at least one of said ASIC 
interface devices, which is a data collection instrument. 
15. The distributed computing system of claim 13 further 
is comprising one or more task specific subsystems, coupled to 
said means for communicating by at least one of said ASIC 
interface devices, which is a device control subsystem. 
16. The distributed computing system of claim 13 wherein 
each of said ASIC interface devices further comprises: 
(a) a low power logic circuit coupled to said micropro- 
cessor and coupled to said clock circuit which functions 
by blocking the transmission of said clock signal to said 
microprocessor; 
(b) a sleep mode activation circuit coupled to said micro- 
processor and to said low power logic circuit whereby 
said microprocessor can activate the low power mode; 
(c) a sleep mode termination circuit coupled to said serial 
interface and to said low power logic circuit whereby 
said serial interface can terminate the low power mode. 
17. The distributed computing system of claim 13 wherein 
(a) an instruction bus, coupled to said microprocessor, 
which operates independently of said operand bus, 
whereby said microprocessor can simultaneously 
access instructions and operands; 
5 
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each of said ASIC interface devices further comprises: 
35 
(b) a shared bus; 
(c) means for coupling said shared bus to said operand bus 
and to said serial interface comprising an arbitration 
circuit which provides access to said shared bus by only 
one of said operand bus and said serial interface at a 
time. 
4o 
* * * * *  
